In this paper, we combine communication-theoretic laws with known, practically verified results from circuit theory. As a result, we obtain closed-form theoretical expressions linking fundamental system design and environment parameters with the power consumption of analog front ends for communication receivers. This collection of scaling laws and bounds is meant to serve as a theoretical reference for practical low power front end design. In one set of results, we first find that the front end power consumption scales at least as SNDR 3/2 if environment parameters (fading and blocker levels) are static. The obtained scaling law is subsequently used to derive relations between front end power consumption and several other important communication system parameters, namely, digital modulation constellation size, symbol error probability, error control coding gain and coding rate. Such relations, in turn, can be used when deciding which system design strategies to adopt for low-power applications. For example, if error control coding is employed, the most energy-efficient strategy for the entire receiver is to use codes with moderate coding gain and simple decoding algorithms, such as convolutional codes.
I. INTRODUCTION
Low power consumption is one of the main design targets for communication receivers, and its importance is especially high when it comes to wireless devices, which are often batterypowered and therefore energy-limited. At the same time, receivers also need to satisfy some performance requirement, such as minimum throughput and maximum bit error rate (BER).
Designing receivers that jointly meet power consumption and performance criteria tends to be predominantly based on the experience of hardware designers. Additionally, more often than not, receiver designs are optimized based on the worst-case scenario of operation (the most adverse possible combination of environment conditions under which satisfying performance must be delivered). The latter, conservative design trend in particular is what prevents hardware designs from exploiting their full potential for low-power operation.
It would be of significant interest to be able to theoretically predict how much power would be consumed by a receiver with certain performance requirements, with all system and environment constraints taken into consideration. Such a result would serve as a benchmark and motivation for both practical hardware and system design, an indicator of how low the power consumption can really be driven. If combined with the knowledge of the statistical properties of environment variables, it could also provide a measure of how much power can be saved if the receiver adapts to the communication environment.
The analog front end (AFE) (the chain of analog signal blocks of the receiver excluding the oscillator) typically has a defining impact on the overall performance of the receiver, while also consuming a substantial portion of its power. One of the main questions of low-power receiver design can thus be formulated as
"How does the power consumption of an analog front end (AFE) of a receiver scale with
performance?" strategies are suggested. Furthermore, measured power numbers from these designs indicate that substantial power reduction is attainable if environment-adaptive receiver techniques are adopted.
What is found to be largely missing in the existing literature is a work that takes the powerperformance laws from circuit theory and combines them with classical results from communication theory to formulate joint circuit-communication-theoretical laws of system behavior 2 . With such laws at hand, system design questions such as "if the BER requirement is relaxed from 10 −6
to 10 −3 and we redesign the receiver to meet the new requirements, how much power is this new receiver expected to consume?" can be answered in a precise and immediate fashion, without resorting to educated guessing or iterative hardware redesign and simulation/measurement cycles.
Moreover, by taking into account the influence of environment conditions on front end power consumption, it would be possible to precisely determine power savings obtainable when making the receiver environment-adaptive.
Here we aim at bridging this gap between circuit and communication theory. The idea is to obtain theoretical expressions that will describe how optimal AFE power consumption scales with important system and environment parameters. More specifically, we are interested in finding out the scaling of front end power with the signal-to-noise-and-distortion ratio (SNDR), representing system performance, when the environment parameters (fading and out-of-band interference) do not exhibit temporal changes. Conversely, we also aim to describe how AFE power scales with environment parameters when SNDR is kept constant. The obtained set of fundamental scaling laws can then be used to build up a more extensive system level analysis. We derive our scaling laws from a known relation between performance and minimum power consumption for AFEs, presented and verified in actual hardware implementations in [3] . This relation is modified so that it can be seamlessly combined with communication-theoretic laws. One set of results is based on a novel scaling law we obtain, namely, that AFE power consumption scales at least as SNDR 3/2 . This result is then employed in finding closed-form expressions for AFE power scaling with QAM constellation size, symbol error rate and error control coding gain, which are further used to decide on appropriate system-level strategies for low-power design. In another line of results, we obtain power-law type relations between AFE power and environment parameters.
These are combined with fading and blocker statistics, yielding important theoretical bounds on average power savings of environment-adaptive front ends, which demonstrate that substantial power savings are possible if the environment-adaptive design approach is adopted.
Throughout the course of our analysis, we rely on the fact that the fundamental results we build upon have been verified in practical front end implementations and we do not aim at recreating these verifications. Instead, we put the focus on laying out a general theoretical framework for low power receiver design and showing the advantages of environment-adaptive designs, which will hopefully make this work both a point of reference and motivation for future research efforts in the area of practical hardware implementations of such systems.
II. OPTIMAL POWER CONSUMPTION OF ANALOG FRONT ENDS
Let us observe a chain of analog circuit blocks that form the front end of a communications receiver. One example of such a chain can be the direct conversion receiver with the structure LNA -downconversion mixer -channel select filter -variable gain amplifier. While the direct conversion receiver is given as an example, we emphasize that the forthcoming analysis holds for any type of receiver chain.
Each of the blocks in the chain can be qualitatively characterized by noise and linearity properties (serving as performance quantifiers) and by an associated power consumption. Noise performance is commonly quantified by noise power spectral density V In order to solve this task, we first need to look into the nature of the relation between the performance quantifiers and power consumption for each block. The dynamic range of a block with index j is defined as
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As presented in [1] and [3] , for a wide range of the most common front-end blocks, the power consumption of a circuit is linear with the dynamic range as defined in (1), i.e.
where P C,j is a proportionality factor that can be taken as a natural figure-of-merit for analog blocks.
Starting from this simple but powerful relation, the authors in [3] have devised a method of finding V 2 N,j and V 2 IIP3,j that results in minimum power consumption of the whole AFE chain. Although proof is given in [3] that relation (2) holds for standard CMOS circuits (such as a common-source stage LNA, a double-balanced Gilbert cell mixer and an OTA-C baseband filter), the results of the optimization are valid for any chain of analog blocks that satisfy (2) and are hence not limited only to CMOS circuits. Moreover, [3] provides a comparison of theoretically optimal V 2 N,j and V 2 IIP3,j with measured noise PSD and IIP3 from an actual "hand-optimized" Bluetooth receiver implementation, with a good match between the two. This hardware verification naturally extends to our analysis, which considers optimally designed front ends in communication system settings.
What is important for our analysis is that the method from [3] provides the connection between the optimal power consumption of the entire AFE, denoted by P * AFE , and V 2 IIP3, AFE and F AFE , which reads [3, eq. (60)]
where k is Boltzmann constant and T temperature in Kelvins. Remarkably, the optimal power consumption of the chain is independent of power/voltage gains of individual blocks.
If we are to use the result in (3) for drawing conclusions on the system-level behaviour of receivers, it would be convenient to "translate" this result to system designer parlance, so that it features power-related parameters:
• received wanted signal power at the antenna -p S ,
• total input-referred thermal noise power -p N ,
• power of the out-of-band (OOB) interfering signal at the antenna -p I . 3 As a first step, we can relate p N and F AFE through
with B being the noise-equivalent bandwidth of the system. On the other hand, IIP3 power and voltage can be related by
where R in is the input resistance of the receiver which we assume to be 50 Ω for simplicity. In order to directly assess the impact of third-order nonlinearity on system performance, we need to relate the IIP3 to p IM3 , the power of the in-band third-order intermodulation (IM3) distortion.
A well-known relation linking p IIP3 , p I and p IM3 reads [15] 
For the purpose of notational convenience, we denote the last term in (3) as
and use (4), (5) and (6) in conjunction with (3) to obtain
For the analysis at hand it is of use to define the power ratio of intermodulation distortion and Fig. 1 : Illustration of all relevant system parameters for the cell center scenario (left: strong wanted signal, weak OOB interference, high SNDR requirement) and cell edge scenario (right:
weak wanted signal, strong OOB interference, low SNDR requirement).
which combined with (8) yields
with p I > 0 which follows from constraint V 2 IIP3, AFE > 0. Equation (10) can be used as a basis for deriving simple but very useful scaling laws, as presented in the following section.
III. SCALING LAWS OF AFE POWER CONSUMPTION
A holistic receiver system design benefits greatly from the availability of closed form relations between receiver power consumption and other system parameters. This way, a mathematically tractable analysis of the tradeoffs encountered during receiver system design is made possible.
When it comes to real-world hardware, obtaining such relations is not a trivial task, and there always exists a tradeoff between the accuracy of the functional dependencies and their analytical tractability. Ideally, they should appear in form of simple power laws. It turns out that (10), under some realistic assumptions, can yield such simple relations. The advantage of using (10) for this purpose is that it is soundly grounded in circuit theory which has also been verified against real-life receiver designs, so it enables striking a good balance between accuracy, simplicity and theoretical rigour.
To start with, a performance metric is needed that will provide a link between baseband metrics, like bit error rate (BER), via power-related system parameters, with circuit parameters F AFE and V 2 IIP3, AFE . A commonly used such metric is the signal-to-noise-and-distortion ratio 4 , which is defined as
Now we focus our attention on four fundamental receiver design parameters, namely, SNDR and B (the values of which are determined by the particular application), and p S and p I (which describe the environment and are generally stochastic). The values of the fundamental parameters define distinct application-environment scenarios. We structure our analysis around a pair of such scenarios: an initial (pre-scaling) and target (post-scaling) scenario. An illustration of the relations between parameters of importance for an example scenario pair is given in Fig. 1 . For each of the two scenarios-under practical constraints on parameter values-we assume that an analog front end with minimal power consumption is designed using the procedure described in [3] . Our aim is relating the scaling of fundamental parameter values between the two scenarios and the scaling of optimal front end power. To this end, we label variables corresponding to pre-scaling and post-scaling scenarios with indices 1 and 2, respectively. The scaling of the optimal power consumption is denoted as
The scaling factors of bandwidth, SNDR, signal and interference power are defined analogously to ς P and denoted respectively as ς B , ς SNDR , ς S and ς I . By using (10) and (11), the scaling of front end power reads
TABLE I: Collection of fundamental scaling laws for front end power. Application and environment constraints (columns 1-4) are translated to front end design requirements (columns [4] [5] [6] [7] [8] . Consequently, if the front ends are designed optimally, their power scales with a selected parameter (bandwidth, SNDR, received power, blocker power) as given in columns 9 and 10.
Constraints
Design requirements Performance Environment System Circuit Power scaling Properties of ϕ
where, for analytical convenience, we have introduced the factors
and
Expression (13) is a universal tool for calculating front end power scaling and can be used for all application-environment scenarios, under the condition that the corresponding front ends are implementable. However, one does need to use (13) in a careful and structured way due to interdependencies between the fundamental parameters (SNDR, B, p S , p I ) and noise-distortion ratio
). More specifically, for a particular scenario, SNDR, B, p S , p I and α IM3 will through (6), (9) and (11) yield p N , p IM3 and p IIP3 , which through (4) and (5) result in F AFE and V 2 IIP3 . Combining F AFE from pre-and post-scaling scenarios yields ϕ from (14), noise-distortion ratios α IM3 give the value of δ from (15) , and the values of fundamental parameters result in respective scaling ratios, all of which is combined in (13) for the final result.
In order to isolate the scaling of power with only one of the fundamental parameters, we assume that the value of the parameter in question scales between the scenarios while other parameters remain constant. In this way, we obtain a restricted set of application-environment scenarios with high practical relevance, examined in detail in Section IV. Additionally, in all scenarios it is assumed that pre-and post-scaling α IM3 values are the same, i.e. that input-referred thermal noise and third-order distortion levels are kept at a constant ratio. Available literature on systematic receiver design suggests that in practice, the value of α IM3 is chosen to be small (typically on the order of 0.1) so that the third-order distortion is much weaker than the thermal noise, with the choice being consistent over different application-performance scenarios [15, Ch. 13] . This consistency over scenarios is in line with our constant-α IM3 assumption.
The laws describing the scaling of front end power with fundamental parameters are given in Table I , expr. (16)- (19) . Each of the four rows of the table, corresponding to a particular scaling law, also provides a comprehensive list of application-environment constraints (columns 1-4), together with a list of resulting system/circuit design requirements (columns 4-8) needed for scaling laws to hold in practical implementations, obtained through (4)- (6), as discussed above.
Note that the constraints on the scaling of B also double as explicit design requirements.
The four scaling laws can be stated in dB domain in form of convenient rules of thumb, as follows: 1) (Power consumption-bandwidth scaling law): For every 1 dB increase/decrease of system bandwidth, the power consumption of an optimally designed analog front end increases/decreases by at least 1 dB.
• It is well known that the power consumption of standard analog blocks scales linearly with bandwidth [2] . This scaling law demonstrates that the linear power-bandwidth relation extends also to a chain of analog blocks.
2) (Power consumption-SNDR scaling law): For every 1 dB increase/decrease of SNDR, the power consumption of an optimally designed analog front end increases/decreases by at least 1.5 dB.
• This novel scaling law serves as a fundamental relation for analyzing power-performance tradeoffs in analog receiver design, as analyzed more in-depth in Sections IV-B and IV-C.
3) (Power consumption-received power scaling law): For every 1 dB increase/decrease of received wanted signal power, the power consumption of an optimally designed analog front end decreases/ increases by at least 1.5 dB.
• This relation will be useful in analyzing power savings of a front end that adapts to a fluctuating received signal level while maintaining constant performance, as will be presented in Section IV-D.
4) (Power consumption-interference scaling law):
For every 1 dB increase/decrease of the outof-band interference power, the power consumption of an optimally designed analog front end increases/decreases by 1.5 dB.
• By defining the signal-to-interference ratio SIR = p S /p I , this scaling can be reformulated
SIR , where ς SIR is the scaling of the SIR. An identical scaling law was presented in [5] , where P AFE was optimized for energy efficiency. Scaling law (19) is of importance when analyzing the power consumption of a front end that dynamically adapts its linearity to the interference level while maintaining constant performance. A detailed theoretical analysis of such a front end will be given in Section IV-E. Laws (16) - (18) are characterized by the fact that the underlying scaling asks for tuning of the noise figure, which in turn makes the parameter ϕ scaling-dependent. More specifically, for ς * , where * ∈ (B, SNDR),
whereas for ς S we have
The dependence of ϕ on the scaling parameters is outlined in the last column of Table I . The constraint ϕ > 0, i.e. the fact that it is physically impossible to have a front end with F < 1 imposes theoretical limitations on the values of scaling ς. Furthermore, dependence of ϕ on ς causes deviations from the ideal scaling of power (linear with bandwidth or following the 3/2 power law in case of SNDR and received power). In order to have proper scaling laws, it is 13 necessary for ϕ to be independent of ς. This condition is approximately satisfied in two cases:
At first, it can appear that the set of scenarios in which power scaling laws (16)- (18) [16] . Moreover, radical scaling down of system bandwidth (e.g. going from a wideband to a narrowband system), drastic downscaling of SNDR requirement (due to e.g. use of power-efficient transmission techniques) or adaptation to wanted signal power that becomes much larger than worst-case (reference sensitivity) due to fading fluctuations are all use-cases of interest for low-power applications [17] , [18] .
IV. RAMIFICATIONS OF THE SCALING LAWS
The scaling laws presented in the previous section constitute a set of tools which prove to be very useful in the design of receivers where power consumption is of high importance. Namely, as the laws in the preceding section formally show, the power consumption of the analog front end can be lowered by using one (or more) of the following techniques:
• Intentionally degrading the bit/symbol error rate (SER), which consequently reduces the SNDR requirement;
• Keeping BER or SER constant while applying some transmission technique that allows for lower SNDR (e.g. use of error control coding);
• Keeping the SNDR constant while making the AFE reconfigurable so that it adapts to the changes in the environment (e.g. fading level fluctuations, OOB interference level).
The scaling laws serve as a basis for estimates of the extent of power savings that can be achieved in the AFE if the aforementioned techniques are applied. System designers can then decide on which techniques to incorporate in their systems, and hardware designers are provided with general guidelines on how to increase the power efficiency of circuit designs.
A. Preliminaries: limitations on hardware relaxation
Throughout the analysis that follows, we consider analog front ends designed for different target values of noise and distortion. When it comes to realistic hardware designs, however, it is reasonable to assume that the range of these values is limited. Naturally, there are fundamental physical constraints on the minimum noise (or distortion) level that a circuit can deliver, but, equally important, there are also upper bounds, imposed by either functionality or technology process constraints [2] . Hence, in line with considerations from the previous section, we establish a permissible tuning range µ that applies to both noise figure and IP3. It is defined as the value of scaling of noise/linearity for which, given all architectural and physical limitations, the following holds:
• The noise figure F AFE can be degraded from the reference value F AFE,1 to a maximum value of F AFE,2 = µF AFE,1 ,
• It is possible to degrade IP3 from the reference value V 
B. Power-and energy-efficient AFEs through intentional degradation of performance, uncoded case
In this section, we focus on systems using M-QAM without any error control coding. With the aim of saving power, System 2 either uses a lower QAM constellation order M or operates at a higher symbol error probability P e , formally, M 2 ≤ M 1 or P e,2 ≥ P e,1 . As indicated in Section III, the two systems are otherwise assumed to use the same bandwidth (and thus the same symbol rate R s ), are affected by same OOB interference level and experience the same wanted signal power.
We assume that the classical matched-filter detector is employed at the receiver. If the thermal Gaussian noise dominates the IM3, i.e. α IM3 ≪ 1, the matched-filter receiver is optimal in the sense of maximum aposteriori detection. Under these circumstances, an upper bound on SER for a square M-QAM (M = 2 2k , k ∈ N) can be determined [19] , which yields the inequality
where ρ = R b /B is the spectral efficiency of the uncoded system (R b is the information bitrate) and Q −1 (·) the inverse of the upper tail probability function of a unit-variance Gaussian random variable. At high SNDRs, the upper bound in (22) is tight.
We proceed by constructing a ratio of the upper bounds from (22) that apply to the two distinct scenarios under analysis. This ratio is given as
where the fact that B is the same for the two systems is used. Taking into account the practical limits on noise/linearity scaling, discussed in Section IV-A, along with law (17), the achievable scaling of front end power, ς P, a , is found to be
By combining this together with (23) and the fact that the slack of the SER upper bound increases with decreasing SNDR, we obtain the upper bound on the achievable AFE power downscaling:
In other words, the AFE power can be decreased by at least the value of the right hand side of (25) . For large SNDRs and large F AFE,1 , the bound is tight.
The obtained bound enables the derivation of laws describing the performance-power consumption tradeoff in systems using uncoded QAM when there are no limits on SNDR tuning, µ → ∞. In one case, we keep P e constant but reduce the number of bits per symbol b = log 2 M by ∆ b = b 1 − b 2 . This yields
Therefore, the power consumption of an infinitely flexible AFE decreases at least exponentially with the difference in bits/symbol, or equivalently, with the difference in raw uncoded bitrate. In another setting, we assume M is the same between the two systems but target SER is increased SER increase, P e,2 /P e,1 from P e,1 to P e,2 . Using the bound Q(x) ≤ e −x 2 /2 , we get 
Assuming additionally that the order of magnitude ω e = log 10 P e of SER is low enough, we
In other words, we can say that the power consumption of the AFE with infinite flexibility scales at least as O ω 3/2 .
For convenience of presenting numerical results, we define the percentage savings of AFE power
These savings, represented in Fig. 2 imply that, if presented with a choice of whether to sacrifice bitrate or error rate in order to save power in the receiver, we should in general opt for the former.
Taking into account hardware design limitations, substantial savings are achievable even when it is possible to scale down the SNDR by as little as e.g. 3 dB; naturally, in order to harvest the full potential of the savings, the AFE should be made as flexible as hardware constraints permit.
In order to provide a completely fair comparison between the systems, degradation of the performance and reduction of power consumption should be considered jointly. A joint metric for performance and power consumption is needed for this task, and one is readily found in the form of energy efficiency
In the case when constellation size M changes but error rate P e stays fixed and with unlimited flexibility, the ratio of the two efficiencies is
From here we can conclude that, for a fixed P e , η AFE will always improve if the size of the square QAM constellation is reduced. As a quick proof, we consider the fact that for square QAM, M = 2 2k , k ∈ N and so for any k > 1 we have 2 2k − 1 > 1. This also means that for any k 1 > k 2 , k 1 , k 2 ∈ N it will hold that
But the left hand side of (32) is equivalent to the right hand side of (31), which means that
Therefore, the smaller the QAM constellation, the more energy efficient the AFE of the receiver. We note that, in the case when η is defined with respect to transmit signal power, it is a well known fact that the energy efficiency increases with decreasing QAM constellation size [19] . With (33), however, we prove that this energy efficiency property of QAM constellations extends to the case of power consumption of analog receiver hardware. 
C. Power-and energy-efficient AFEs through use of error control coding
Error control coding (ECC) techniques are used to improve reliability (error rate performance)
of communication systems when SNDR is kept fixed. Seen from another angle, when the error rate is constrained to be the same for uncoded and coded systems, coding can be used to improve the power efficiency of communication systems as a consequence of relaxed requirements on SNDR. Here we analyze the case when this potential for increased power efficiency is used by the receiver (it can also be used by the transmitter, or be distributed between the two).
Power efficiency gain of coded systems is usually expressed in terms of the coding gain g c .
By assuming that α IM3 ≪ 1, we can approximate the PSD of the sum of all impairments by additive white Gaussian noise PSD N 0 and define the ratio E b /N 0 of energy per bit E b and N 0 .
Given the E b /N 0 values required to achieve the same error probability with and without coding, the coding gain is defined as
For finding the achievable AFE power reduction, we need to connect the coding gain g c with the SNDR downscaling ς SNDR , where SNDR 1 corresponds to the uncoded system and SNDR 2 to the coded one. We do this by assuming that the system bandwidth is equal for both systems, which is a reasonable assumption for all applications where bandwidth is a limited resource.
Consequently, using ECC will reduce spectral efficiency from ρ uncoded to ρ coded = r c ρ uncoded , where r c is the coding rate. We additionally use the fact that E b /N 0 = SNDR/ρ to obtain
and the associated achievable AFE power reduction (cf. (24)) is then given by
The savings function (29) for systems using coding is illustrated in Fig. 3 . An important observation to make here is that a large portion of the power savings (in absolute power terms) is harvested by low to intermediate coding gains. Additional absolute power savings that are brought about by employing stronger codes with larger coding gains are only marginal. This point is further elaborated in the follow-up.
1) Numerical example:
here we provide a system design scenario that serves to illustrate the potential savings of AFE power consumption when ECC is used, and also to give some system-level design guidelines. We assume a system with passband bandwidth of 40 MHz, BPSK modulation and single carrier transmission using raised cosine pulses with roloff of 0.5 over a flat-faded channel. Total receiver power (AFE + decoder) is calculated for three versions of the system: one uncoded and two with different types of ECC. If coding is used, the AFE design is relaxed accordingly. Power consumption values used here are ballpark quantities based on actual hardware designs. For the decoders, the power numbers obtained from the designs are modified to match the information bitrate (assuming that a linear extrapolation of decoder power consumption is possible at lower bitrates) and scaled to the same process (65 nm CMOS) and voltage (1.2 V).
System parameters and calculated power numbers are listed out in Table II . The use of coding allows for relaxation of the AFE by making it noisier and less linear, so its power consumption is ideally reduced as per (36). However, the overhead in power consumption stemming from the channel decoders also needs to be taken into account in order for the full story to be told. It can be seen that in the case of the system using convolutional codes (CC), a massive reduction of AFE power comes with a relatively small power overhead for the decoding. Using turbo codes allows for further reductions of AFE power compared to the CC case, but at a cost of a relatively high decoding power overhead, which is due to the iterative nature of the turbo decoder. Dividing the information bitrate with total power consumption yields the energy efficiency of the receiver, which indicates that coding indeed enables an improvement of the receiver energy efficiency, but the best strategy is to use "light" codes, with moderate coding gains and simpler decoders.
We note that the relation between error control coding and overall energy efficiency of the system is a long-standing research topic, examined both empirically and theoretically in, e.g., [24] and [25] . However, these papers analyze the combination of decoding power and transmit power, whereas we focus on the total power of the receiver, that is, the sum of decoding power and power consumed by supporting analog hardware. Here we have only touched upon this topic of high practical relevance, and a more thorough analysis is left for future work as it is out of the scope of this paper.
As for the energy efficiency of the AFE alone, it can be quickly shown that it always improves with coding. This is done by setting up the ratio of energy efficiencies (30) for the coded and uncoded system, which gives 
in the case of infinite AFE flexibility. But the obtained ratio is always > 1 for g c > 1 (for a properly designed code operating at a large enough SNDR).
Overall, the results in this section lead to the conclusion that low power applications that harness error control coding gains for the goal of relaxing the receiver favor simple codes with modest coding gains and simpler decoders over more powerful codes that ask for more involved decoding algorithms. Another, more general design guideline is that the power budget for the channel decoder must fit into the margin opened up by relaxing the AFE if the goal is to reduce the overall receiver power consumption. If we, on the other hand, consider solely the AFE, it can be shown that coding always improves its energy efficiency.
D. Power-efficient AFEs through adaptation to fading
In this section, we assume a single carrier transmission over a frequency flat wireless channel.
Due to fading, received power p S will be time varying and can be well described as a random process
where β subsumes the transmit power, transmit and receive antenna gains, pathloss and largescale fading, which are all assumed constant in this context. Additionally, φ(t) = |h(t)| 2 , where h(t) is a zero-mean unit-variance complex Gaussian random process, i.e. the small-scale fading adheres to the common Rayleigh fading model. It is well known that φ(t) has an exponential pdf [20] 
A common design parameter for wireless systems is the outage probability Ω, defined as the probability that the normalized fading power φ falls below some minimum acceptable level φ min [20] ,
In conjunction with φ min , an outage SNDR is usually defined, which represents the minimum SNDR that provides acceptable performance. Using φ min and SNDR min , a minimum (worst-case) thermal noise level is calculated as
Therefore, a minimum noise level p N, min and a minimum third-order distortion p IM3, min need to be delivered by the AFE at least at the time instants where φ(t) = φ min . For all practical purposes, however, AFEs are built so that they deliver minimum noise and distortion all the time. Since the outage probability Ω is typically chosen to be quite low (for example, on the order of 10 −2 ), this means that for the vast majority of time, SNDR delivered by these worst-case designs will be much larger than SNDR min and performance far better than the minimum acceptable one. We now turn to quantifying this reduction. Firstly, in line with considerations in Section IV-A, it is reasonable to assume that the noise level in an adaptive front end can be tuned only in a limited range p N, min , µp N, min while being kept constant at the range boundaries for too small/large values of φ(t). The same logic extends to adapting the distortion level by means of tuning the nonlinearity, which yields the allowed range for the distortion of p IM3, min , µp IM3, min .
The adaptation rule for thermal noise in a fading-adaptive front end with limited adaptation range is given in Table III , with the most important parameters of interest illustrated in Fig. 4 . Using relations (4) - (6), α IM3,1 = α IM3,2 and the set of constraints from the third row of Table I, these rules can be easily translated to feature circuit design parameters.
We further denote by P AFE, wc the power consumption of the non-adaptive, worst-case front end architecture, designed to deliver p N, min and p IM3, min throughout. Taking into account scaling law (18) , the power consumption of the adaptive front end P AFE (t) normalized by P AFE, wc depends on φ(t) and is given in Table III . From there, the expected value of power scaling ς P for the adaptive front end can be calculated by assuming that φ(t) is an ergodic process (so time averages can be substituted by ensamble averages) as
Outage probability Ω 
where Γ(a, x) denotes the upper incomplete gamma function [26] .
Achieving continuous tuning of noise and linearity can be challenging in practical implemen-tations. Apart from adapting to the environment, the issue of random PVT (process, voltage, temperature) variations also needs to be accounted for. There exist solutions for jointly solving these practical problems, such as the one presented in [10] , where LNAs with orthogonally tunable noise and linearity are combined with a simple online optimization algorithm, yielding substantial power savings. An alternative way of tackling this issue is to form a bank of front ends that are optimally designed for different noise and linearity settings. During operation, the receiver would switch between different front ends based on the measured received power, keeping one front end active and switching off the rest. In the most basic case, such a bank would consist of only two front ends. A switching rule for this two-step adaptive front end that guarantees SNDR ≥ SNDR min can be defined as
Average power downscaling for the two-step front end is found to be
Average power scaling for flexible and two-step front ends is converted to average savings as per (29) and shown in Fig. 5a ). When the tuning range µ is small, normalized signal power φ(t) is either in outage or above µφ(t) for most of the time, so continuous and two-step front ends have similar power savings. As the tuning range increases, more power can be saved, but in the case of large outage probability, φ(t) is rarely larger than µφ(t). This means that in the case of the two-step front end, the noisy, nonlinear, low power front end rarely gets activated and the power savings are significantly lower compared to continuous adaptation. In any case, the obtained savings are substantial 5 , which should serve as a motivation for implementing fading-adaptive front ends in practice. In the case of two-step adaptation, such implementations can have an appealing simplicity. As means of illustration, we provide a high-level conceptual sketch of how they might look like, shown in Fig. 5c ). Under the condition that the channel 5 We reiterate that the front end power can be scaled down by at least the values given by the right hand side of (43) and (45), i.e. Fig. 5a ) illustrates a lower bound on possible savings! select filter removes most of the OOB interference, the wanted signal power can be measured in the baseband by a simple power detector. This information, properly calibrated to account for in-band gains, can be used by a logic circuit which will drive the switching between the two front ends.
E. Power-efficient AFEs through adaptation to out-of-band interference
The analysis of practical implications of the AFE power scaling laws is concluded by looking into how much power can be saved if the AFE adapts its linearity to the OOB interferer level.
It is assumed that the wanted signal, whose level does not change, is accompanied by two interferers with total power p I and equal, slowly time varying amplitudes, so that they can be well approximated by two tones.
We analyze a receiver structure that is able to adjust its linearity in two discrete steps and in doing so, adapt to the fluctuating interference level. To this end, suppose that we have two analog front end designs at our disposal. One of them is designed for the worst-case interference level p I, wc (a value commonly prescribed in communication standards) and its linearity is equal to p IIP3,wc . On the other hand, the IP3 of the other design has been degraded down to the limits of implementability and is equal to p IIP3,wc / √ µ 6 . Otherwise, the bandwidth and noise figure of the two front ends are the same.
The task of the receiver is to track the interference power and switch between the two front ends so that a minimum performance requirement is always satisfied, SNDR ≥ SNDR min , or equivalently, that the intermodulation distortion is always kept below a certain level:
Condition (46) is met by a receiver which will tune its IP3 by switching between the described front ends in line with the following rule: 
with one front end with desired linearity being on and the other one switched off.
In order to characterize average power savings, it is not necessary to have the knowledge of the actual distribution of p I . It is sufficient to assume that the probability of p I > p I, wc is negligible (which is why this case is not covered by the adaptation rule), and that only the probability δ of interference being "high" is known, i.e.
Pr 1

3
√ µ p I, wc < p I ≤ p I, wc = δ,
Pr p I ≤ 1 3 √ µ p I, wc = 1 − δ.
As in the preceding section, we normalize the power consumption of the adaptive receiver with the power consumed by a non-adaptive receiver that utilizes only the high linearity front end.
By using (19) , we obtain 
which, combined with (48), yields
Average power savings of such a receiver are shown in Fig. 5b ). For example, given that µ = 10 dB, the range of OOB interferer values for which the high linearity AFE is activated (worst-case interference) is (0.46 p I, wc , p I, wc ). If the interference power is inside this range for 10% of the time, the low linearity AFE would be used for the remaining 90% of the time and the average power savings compared to a non-adaptive design are 60%. Taking the ballpark power numbers for a front end from [21] , this signifies a reduction of average front end power from 35 mW to 14 mW. Paper [21] also suggests a practical implementation of the interference sensing circuit, consisting of a passband filter and an energy detector. We include this sensor in the high-level conceptual illustration of an interference-adaptive receiver, shown in Fig. 5d ). The sensor from [21] consumes 10 mW, which combined with the reduced average AFE power consumption (and neglecting the consumption of the logic circuitry) yields 24 mW, which is still 30% less than the power consumed by the non-adaptive receiver.
V. CONCLUSION
Based on a known result from circuit theory that has also been verified in practice, we determine scaling laws between performance and power consumption of an analog front end (AFE). The power consumption of the AFE is found to scale as SIR −3/2 and at least as SNDR 3/2 .
These simple scaling laws can be used in a wide variety of communication-theoretic contexts, and some of the most important ones are explored. Namely, the power-SNR scaling law is extended to find the scaling laws between AFE power consumption and QAM constellation size, symbol error probability for QAM and error control coding gain and rate. Some general rules for low-power system design can be drawn from these laws: one example rule is that low-power applications favor "light" channel codes with moderate coding gains (such as simple convolutional codes) over more powerful ones, like turbo codes. Moreover, we derive laws that describe how front end power scales with environment parameters when performance is kept constant. Combined with fading and out-of-band blocker statistics, this enables us to determine theoretical average power savings of AFEs that adapt to the environment. The impressive results (about one order of magnitude reduction of power consumption in some cases) indicate that designing the front end so that it adapts to the environment is definitely a worthwhile effort.
